## 2019

## **B.Sc.** (Honours)

## 5th Semester Examination

## **ELECTRONICS**

Paper - C12T

(Theory)

(Microprocessor and Microcontrollers)

Full Marks: 40 Time: 2 Hours

The figures in the margin indicate full marks. Candidates are required to give their answers in their own words as far as practicable.

- 1. Answer any *five* questions from the following:  $2\times5=10$ 
  - (i) What is a microprocessor? How many bytes make a word of 32 bits?
  - (ii) The address capacity of 8085 μp is 64 kB. Explain.
  - (iii) The memory address of the last location of an 8k byte memory chip is FFFFH. Find the starting address.

[Turn Over]

(iv) Explain machine cycle.	2
(v) How the vector address for a software inte is determined?	errup 2
(vi) What do you understand by Har- architecture?	vard 2
(vii) Mention the features of microcontroller.	2
(viii) What is PIC 16F 887?	2
<ol> <li>Answer any four questions from the following:</li> </ol>	=20
<ul> <li>(i) Why do we need to demultiplex the bus A AD<sub>0</sub>? Show a schematic diagram for operation.</li> </ul>	this
(ii) Compare between memory mapped I/O I/O mapped I/O.	and 5
(iii) What do you understand by an Opcode fe cycle? List all ten control and status sign asserted by the 8085 microprocessor during cycle.	ale
(iv) Distinguish between the three modes of I 8255.	PPI 5

- (v) What are the software instructions related to stack operations? Exchange the contents of DE register pair with that of HL register pair, using PUSH and POP instructions.

  21/2+21/2
- (vi) Describe the memory organization of PIC 16F 877.
- 3. Answer any *one* question from the following:  $10 \times 1 = 10$ 
  - (i) (a) Figure 1 shows the 74LS138 (3-to-8) decoder with three input signals: IO/M̄, RD and WR from the 8085 μP. Specify and name the valid output signals.




Figure - 1

(b) Calculate the delay in the following loop, assuming the system clock period is  $0.5 \,\mu s$ :

Label	Mnemonics	8085 T-States
	LXI B, 12FFH	10
DELAY:	DCX B	6
	XTHL	16
	XTHL	16
	NOP	4
	NOP	4
	MOV A, C	4
	ORA B	4
	JNZ DELAY	10/7

(ii) Draw the architecture of PIC 16F 877 and describe it. 4+6