NEW

Part-III 3-Tier

2018

PHYSICS

(Honours)

PAPER-VII

(PRACTICAL)

Full Marks: 100

Time: 6 Hours

The figures in the right-hand margin indicate full marks.

Perform one expt. from Group—A and one expt. from Group-B.

Group—A (Marks: 40)

1. Design & construct a series regulated power supply using a pass transistor (power transistor) and a difference amplifier (a second transistor and a zener diode) to supply a maximum load current (< 500 mA) at a specified voltage (voltage and current to be specified by the examiner). Take the data to draw the load regulation characteristics. Find the ripple factor at two different load currents and</p>

no load condition at regulated region. (Here only capacitive filter can be used.)

To be supplied: h_{FE} of the power transistor, h_{FE} of the 2nd transistor,

P_z (wattage) and

V_z (zener voltage of the zener diode).

Necessary calculations have to be done.

(a)	Working formula.	3
(b)	Ckt diagram.	4
(c)	Calculations for the components.	6
(d)	Implementation of the circuit. (by the examiner)	6
(e)	Data for load regulation characteristics.	6
	(at least eight different currents)	8
(f)	Drawing of load regulation characteristics.	5
(g)	Data for ripple factor.	3
(h)	Calculation of ripple factor.	3
(i)	Discussions on load regulation characteristics	
	and ripple characteristics.	2

2. Use the given OP-AMP as

- (i) an inverting amplifier for gain 10 and
- (ii) a non-inverting amplifier for gain 11.

In each case, study the variation of output voltage for different input voltages in the range -1V to +1V (Null adjustment required).

Take at least ten variations (reading) including +ve and -ve voltage in each case and plot the results.

Prepare the potential divider circuit to obtain the required input voltages.

	orking	a)
--	--------	----

(b) Circuit diagram for inverting and non-inverting amplifier. $2\frac{1}{2}+2\frac{1}{2}$

(c)	Circuit	implementation.	4+4
200.00			

(d) Preparation of potential divider circuit. 4

(e) Experimental data for V_{in} vs. V_{o} . 5+5

(f) Plotting the graphs. 3+3

(g) Calculate the experimental gain from graph for each cases.

(g) Discussion. 2

3. Design a CE-amplifier with a given transistor (Given: h_{FE}, h_{ie} and (I_c)_{max} by the examiner) and study its linear characteristics (V_{in} vs. V₀) for a fixed frequency (say, 1 KHz) and study the frequency response (Gain vs. frequency) for a fixed input voltage (may be specified) and hence find the band-width of the amplifier.

Calculations for the components are to be done.

(a) Theory and Circuit. 3+3

(b) Calculation for the components. 5

(c) Implementation of the circuit. 5

3

(d) Data for linearity characteristics curve.	5
(e) Drawing of linearity characteristics curve.	4
(f) Data of the frequency response curve.	7
(g) Drawing of frequency response curve.	5
(h) Calculate the band-width for the amplifier.	2
 (i) Calculate the mid frequency range of the amplifier. 	1
Study the effect of negative feedback on frequency responding a RC-coupled amplifier (double stage: CE-CC)	- 02
Implement a RC-coupled double-stage CE-CC amplification a bread-board using the specified (given) components study the frequency response of the amplifier at last-stage without and with negative feedback.	s and
Input voltage may be specified by the examiner.	
(a) Working theory.	4
(b) Circuit diagram.	4
(c) Implementation of the circuit.	6
(d) Verification of the biasing voltages at different r	odes
(Tabulate the voltage values).	4
(e) Data for frequency response without feedback.	6
(f) Data for frequency response with feedback.	6
(g) Drawing of frequency response curve for both and without feedback (use semi-log graph pap	1000
(h) Calculate the bandwidth for the both cases.	2

5.	Measure the (i) input off-set voltage, (ii) off-set of	current
	and (iii) input-bias currents of the given OP-AMP	at gain
	100 and 220.	
	Also perform the experiment for off-set null-adjus	tment.
ä	(a) Theory and circuit diagram.	4+4
	(b) Circuit implementation.	6
	(c) Experimental results.	10
	(d) Compare the results for two gain.	4
	(e) Null-adjustment.	6
	(f) Accuracy.	3
	(g) Discussion in results.	3
6	Design and construct phase shift oscillator (am)	.1:4 1
0.	limiter not required) for five different frequ	1
	500 Hz - 10 KHz (to be specified by the examiner). Co	
	the theoretical and experimental values of the freq	
30	Measure the phase-shift due to RC network.	
	(a) Theory and Circuit.	4+3
	(b) Calculation for the components.	5
	(c) Implementation of the circuit.	7
	(d) Experimental results.	10
	(e) Table for theoretical and experimental values	
	of the frequencies.	3
	(f) Measurement of phase shift in each case at	
	only one frequency.	6
	(g) Discussion.	2
	N	

7	Dec	sign and construct Wien-bridge oscillator on a bre	
••	board using OP-AMP for five different frequencies (to be		
		ecified by the examiners) in the range 500Hz - 10K	
		aplitude limitation ckt. not required). Compare	
		coretical and experimental values of the frequenci	
	Me	asure the phase-shift for different frequencies	at
	lea	d-lag network (by direct display on CRO screen).	
	(a)	Theory and circuit diagram.	+3
	(b)	Calculation for the components.	5
	(c)	Implementation of the circuit.	7
	(d)	Experimental results.	10
	(e) Comparison with theoretical values of the		
		frequency.	3
	(f)	Data for phase shift at lead-lag network.	5
	(g)	Discussion.	3
8.	Ade	der and Subtracter :	
	Us	e the given OP-AMP as (i) an adder (3 input)	and
	(ii) a subtracter (2 input) for gain 2 (for both cases).		
	Prepare the required sources for each cases.		
	Take at least five readings for each cases. Null adjustment		
	sho	ould be done.	
	(g)	Theory and circuit diagram.	1+4
	(b)	Preparation of source for input.	5
	(c)	Circuit implementation.	3+3

12	4. 1 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
(d)	Null adjustment.	3
(e)	Experimental results.	5+5
(f)	Comparison table for theoretical and	ž.
e)	experimental data.	3
(e)	Accuracy.	2+2
(f)	Discussion.	1
	H (80)	
Int	egrator:	
Use	e the given OP-AMP as an integrator (using sine-w	/ave)
and	d hence determine the value of the capacitance	from
free	quency response curve.	
(Ur	known capacitance should be such that there w	ould
be	f ₀ ~ 160 Hz.)	
(a)	Theory and circuit diagram.	4+4
(b)	Circuit Implementation.	5
(c)	Measurement of the phase shift.	
	(between input and output, for only	
	three frequencies)	5
(d)	Data for frequency response curve.	9
(e)	Plotting of frequency response curve.	4
(f)	Determination of capacitance.	4
(g)	Accuracy.	3
(i)	Discussion. [Null adjustment not required]	2

10. Differentiator:

Use the given OP-AMP as a differentiator and study the frequency response of the differentiator (using sine-wave) and hence determine the value of capacitance from the graph.

(Unknown capacitance should be such that the critical frequency would be $f_0 \sim 10$ KHz.)

Null adjustment not required.

(a)	Theory and circuit diagram.	+4
(p)	Circuit implementation.	5
(c)	Measurement of phase difference between input	
	and output. (for at least three frequencies.)	5
(d)	Data for frequency response.	9
(e)	Plotting of frequency response.	4
(f)	Determination of capacitance from graph.	4
(g)	Accuracy.	3
(h)	Discussion.	2

Group—B (Marks: 40)

(Attempt one expt.)

1. (a) Verify the following Boolean Expression using logic basic gates:

> (output may be taken using voltmeter / multimeter / LEDs)

$$(A+B)(\overline{A}+C) = AC + \overline{A}B$$

	$(A+B)(\overline{A}+C) = AC + \overline{A}B$	
	(i) Draw the logic circuits.	6
(i	ii) Circuit implementation.	6
(ii	ii) Truth table verification.	6
(i	v) Discussion.	2
(b) Construct a half-adder circuit using only NAND ga and verify their truth tables:		
((i) Theory and Circuit.	6
(i	ii) Circuit implementation.	6
(ii	i) Verification of truth table.	6
(ir	v) Discussion.	2

2. Construct a stable multivibrator (symmetrical) using transistor of frequencies 500Hz, 1KHz, 5KHz, 10KHz and 15KHz.

Draw the waveform at the collector and base of any one transistor. Compare the calculated and the experimental values of the frequencies :

(a)	Theory and circuit diagram.	3+3		
(b)	Calculation for the components.	5		
(c)	Circuit implementation.	5		
(d)	Experimental results.	10		
(e)	Drawing of the waveforms. (for one frequency.)	4+4		
(f)	Comparison of experimental and theoretical			
	values of the frequencies.	2		
(g)	Accuracy.	3		
(h)	Discussion.	1		
ger	Construct an astable multivibrator using IC-555 to generate symmetrical square-wave of frequencies 500Hz, 1KHz, 5KHz, 10KHz and 15KHz.			
Co	mpare the experimental values of frequency	with		
	oretical values. Draw the output waveform at	any		
two	o of the above frequencies.			
(a)	Theory and circuit diagram.	3+3		
(b)	Calculation for the components.	5		
(c)	Circuit implementation.	5		
(d)	Experimental results.	10		
(e)	Comparison of frequencies with theoretical			
	- 100°			
	values.	3		
(f)	values. Drawing of output waveform. (for two frequencies	36 -		
(f) (g)	Drawing of output waveform. (for two frequencies	36 -		

3.

4.	(a) Us	e NAND gates to construct OR and AND ga	ate:
,	(i)	Draw logic circuits.	3+2
	(ii)	Implementation of the circuits.	3+2
	<u>(</u> iii)	Verification of truth table.	4+3
	15	tput may be taken using voltmeter / multim	eter /
	(b) De	sign a 1:4 demultiplexer using basic gate present its performance in a table and conclubults:	
	(i)	Theory.	3
	(ii)	Logic circuit diagram.	3
	(iii)	Circuit implementation.	9
	(iv)	Data recording.	6
	(v)	Conclusion and remarks.	2
5.	res tra tal	nstruct AND and OR gates using diodersistors and NOT gate using transistor (h _{FE} insistor will be supplied) and verify their bles:	of the
81	(i)	Truth tables and circuit diagram.	(a))
		Circuit for NOT gate.	3
		Circuit implementation.	2×3
	(iv)	Experimental Results and Verification of	
100		Truth tables.	3×3

(b) Use NAND gates (IC-7400) to construct OR, AND and NOT gate:	two-input
(i) Circuit diagram.	3
(ii) Circuit implementation.	2+3+2
(iii) Results and the corresponding truth t	ables. 6
6. (a) Design a 4:1 multiplexor using basic a represent its performance in a table and conclusion about its performance:	
(i) Theory.	4
(ii) Logic circuit diagram.	4
(iii) Circuit implementation.	7
(iv) Data recording.	6
(v) Conclusion and remarks.	2
(b) Verify the following Boolean Expression us IC gates:	sing basic
(A + B) (B + C) (C + A) = AB + BC + CA	
(output may be taken using voltmeter / mu LEDs)	lltimeter /
(i) Draw logic circuits.	6
(ii) Implementation of the circuits.	6
(iii) Verification of the truth table.	5
C/18/B.Sc./Part-III(H)/3T(N)/PHSH(Pr.)/7	(Continued)

7. (a) Construct a full-adder circuit using basic gates and verify truth tables :					
(i) Theory and Circuit. 4+4	ŀ				
(ii) Circuit implementation.	3				
(iii) Verification of truth table.	3				
(b) Use NAND gates to construct OR and AND gate:					
(i) Draw logic circuits. 3+2	2				
(ii) Implementation of the circuits. 3+2	2				
(iii) Verification of truth table. 3+3	3				
8. Design the following flip-flops using NAND-gates only and verify their truth-table:					
(a) Clocked-SR-flip-flop;					
(b) JK-flip-flop.					
(i) Theory. 3+3	3				
(ii) Circuit diagram. 3+4	ŀ				
(iii) Circuit implementation. 4+6	•				
(For JK flip-flop, truth-table must be verified for all possible combination of inputs and as well a outputs.)					
(iv) Truth table verification. 5+12)				
C/18/B.Sc./Part-III(H)/3T(N)/PHSH(Pr.)/7 (Turn Over)					

9.	Design asynchronous	up-counter of following mods usin	ıg
	IC-7476 (JK-MS-FF)	:	

(i) Mod 7, (ii) Mod 5 and (iii) Mod 3

and represent their operation in table.

(i)	Theory and circuit.		4+4
(ii)	Circuit implementation.		8
(iii)	Experimental data.		7×3
(iv)	Discussion.	11	3

INSTRUCTIONS

Distribution of marks:

	Gr. B	:	40
Experiments	Gr. A		
Viva	2	:	10
Laboratory Note Boo	ok .	:	10

 Two experiments, taking one from Group-A and another from Group-B, are to be performed by each candidate.

Total

: 100

Selection of experiment has to be done through lottery or drawing cards (separately for Group-A and Group-B).

- In generally, two chances are to be given to each candidate to draw card, or to take part in the lottery by rotation.
- 4. Third and the last chance may be allowed by deducting 3 marks (for each group).
- 5. The circuit diagram and working formula, may be supplied to the candidate, who are unable to write or draw the same. In that case, marks for the corresponding items are to be deducted by the examiner on duty.
- 6. Examiners should be aware of the instrumental disturbances but in ni case, any kind of help in implementing the circuit is allowed. The candidate has to implement the circuit by their own, strictly.
- 7. Marks on the LNB will be given proportionately to the number of experiments performed properly and be presented with proper sign by the teachers of the college concerned. Full-marks (i.e. 10) will be given to the candidate who performed at least ten experiments in Group-A and nine experiments in Group-B.
 - (OP-AMP experiments, Digital experiments and multivibrator experiments can be considered as separate experiments.)

8. Time for Group-A = 3 hrs.

Group-B = 3 hrs.

(not strictly)

- 9. Try to set each experiment.
- 10. In case of any ambiguity relating to questions or evaluation, concerned Head Examiner may be contacted.