NEW

Part-III 3-Tier

2017

PHYSICS

(Honours)

PAPER-VII

(PRACTICAL)

Full Marks: 100

Time: 6 Hours

The figures in the right-hand margin indicate full marks.

Perform one expt. from Group—A and one expt. from Group-B.

Group-A (Marks: 40)

1. Design & construct a series regulated power supply using a pass transistor (power transistor) and a difference amplifier (a second transistor and a zener diode) to supply a maximum load current (< 500mA) at a specified voltage (voltage and current to be specified by the examiner). Take the data to draw the load regulation characteristics. Find the ripple factor at two different load currents and</p>

no load condition at regulated region. (Her	re only capacitive	e
filter can be used.)		
To be supplied: h _{FE} of the power tra	insistor.	
h _{FE} of the 2nd trans		
P _z (wattage) and	magnitude •	
V_z (zener voltage of t	he zener diode).	
Necessary calculations have to be done.		
(a) Working formula.	3	
(b) Ckt diagram.	. 4	
(c) Calculations for the components.	6	
(d) Implementation of the circuit. (by the		
(e) Data for load regulation characterist		
(at least eight different currents)		L,
(f) Drawing of load regulation character	ristics. 5	
(g) Data for ripple factor.	3	
(h) Calculation of ripple factor.	3	
(i) Discussions on load regulation chara		
and ripple characteristics.	2	
Headha share OR and		
Use the given OP-AMP as		
(i) an inverting amplifier for gain 10 an		
(ii) a non-inverting amplifier for gain 11.	•	
In each case, study the variation of out	put voltage for	
different input voltages in the range -1\	V to +1V (Null	١,
adjustment required).	bush sir us∎edethropdistilliti	

-	Take at least ten variations (reading) including +ve and -ve voltage in each case and plot the results.		
	Prepare the potential divider circuit to obtain the input voltages.	e required	
	(a) Working formula.	3	
	(b) Circuit diagram for inverting and nor	ı-inverting	
	amplifier.	$2\frac{1}{2} + 2\frac{1}{2}$	
	(c) Circuit implementation.	4+4	
	(d) Preparation of potential divider circuit.	4	
	(e) Experimental data for V_{in} vs. V_{o} .	5+5	
	(f) Plotting the graphs.	3+3	
<u>4</u>	(g) Calculate the experimental gain from gra-		
	for each cases.	. 2	
	(g) Discussion.	2	
3.	Design a CE-amplifier with a given transisto	or (Given :	
	h _{FE} , h _{ie} and (I _c) _{max} by the examiner) and study	y its linear	
	characteristics (V _{in} vs. V ₀) for a fixed frequ	ency (say,	
	1 KHz) and study the frequency response	(Gain vs.	
	frequency) for a fixed input voltage (may be spe	cified) and	
	hence find the band-width of the amplifier.		
	Calculations for the components are to be de	one.	
_	(a) Theory and Circuit.	3+3	
	(b) Calculation for the components.	5	
	(c) Implementation of the circuit.	5	

(d)	Data for linearity characteristics curve.	5
(e)	Drawing of linearity characteristics curve.	4
(f)	Data of the frequency response curve.	7
(g)	Drawing of frequency response curve.	5
(h)	Calculate the band-width for the amplifier.	2
(i) __	Calculate the mid frequency range of the amplifier.	1
Stu	dy the effect of negative feedback on frequency respo	onse
of a	a RC-coupled amplifier (double stage : CE-CC) :	
Imp	plement a RC-coupled double-stage CE-CC amplifie	r on
a b	read-board using the specified (given) components	and
	dy the frequency response of the amplifier at	the
last	t-stage without and with negative feedback.	
Inp	out voltage may be specified by the examiner.	
(a)	Working theory.	4
(b)	Circuit diagram.	4
(c)	Implementation of the circuit.	6
(d)	Verification of the biasing voltages at different no	odes
	(Tabulate the voltage values).	4
(e)	Data for frequency response without feedback.	6
(f)	Data for frequency response with feedback.	6
(g)	Drawing of frequency response curve for both v	with
	and without feedback (use semi-log graph paper	r).
		1+4
(h)	Calculate the bandwidth for the both cases.	2

5.		easure the (i) input off-set voltage, (ii) off		
		d (iii) input-bias currents of the given OP-	AMP at	gain
i e	10	0 and 470.	ľ	
	Als	so perform the experiment for off-set null-	adjusti	nent.
	(a)	Theory and circuit diagram.	1	4+4
	(b)	Circuit implementation.		6
0.84	(c)	Experimental results.	I	10
55	(d)	Compare the results for two gain.	*0	4
	(e)	Null-adjustment.	iš.	6
	(f)	Accuracy.		3
	(g)	Discussion in results.	62	3
6.	De	sign and construct phase shift oscillator	(ampl	itude
. `	lim	iter not required) for five different	freque	ncies
		OHz - 10 KHz (to be specified by the examine		
		theoretical and experimental values of the	100	ency.
		asure the phase-shift due to RC network	•	
	54 (656)	Theory and Circuit.	19	4+3
	(b)	Calculation for the components.	į.	5
	(c)	Implementation of the circuit.		7
	(d)	Experimental results.	¥.	10
	(e)	Table for theoretical and experimental va	alues	
_		of the frequencies.		3
^	(f)	Measurement of phase shift in each case	e at	
		only one frequency.	ii.	6
	(g)	Discussion.		2
	101			-

7. Design and construct Wien-bridge oscillator on a breadboard using OP-AMP for five different frequencies (to be specified by the examiners) in the range 500Hz - 10KHz. (amplitude limitation ckt. not required). Compare the theoretical and experimental values of the frequencies.

Measure the phase-shift for different frequencies at lead-lag network (by direct display on CRO screen).

(a)	Theory and circuit diagram.	4+3
(b)	Calculation for the components.	5
(c)	Implementation of the circuit.	7
(d)	Experimental results.	10
(e)	Comparison with theoretical values of the	8
	frequency.	3
(f)	Data for phase shift at lead-lag network.	5
(g)	Discussion.	3

8. Adder and Subtracter:

Use the given OP-AMP as (i) an adder (3 input) and (ii) a subtracter (2 input) for gain 2 (for both cases).

Prepare the required sources for each cases.

Take at least five readings for each cases. Null adjustment should be done.

D11.	Alla Do aono:	100	
(a)	Theory and circuit diagram.	4+	-4
(b)	Preparation of source for input.		5
(c)	Circuit implementation.	3+	-3
	· · · · · · · · · · · · · · · · · · ·		

(d)	Null adjustment.	3
(e)	Experimental results.	5+5
(f)	Comparison table for theoretical and	
(1)	experimental data.	3
(e)	Accuracy.	2+2
(f)	Discussion.	1
	egrator :	
	e the given OP-AMP as an integrator (using si	
and	d hence determine the value of the capacita	nce from
	quency response curve.	
(Ur	nknown capacitance should be such that the	re would
be	f ₀ ~ 160 Hz.)	
(a)	Theory and circuit diagram.	4+4
(b)	Circuit Implementation.	5
(c)	Measurement of the phase shift.	
	(between input and output, for only	
	three frequencies)	5
(d)	Data for frequency response curve.	9
(e)	Plotting of frequency response curve.	4
(f)	Determination of capacitance.	4
(g)	Accuracy.	3
(i)	Discussion. [Null adjustment not required]	2

9.

10. Differentiator:

Use the given OP-AMP as a differentiator and study the frequency response of the differentiator (using sine-wave) and hence determine the value of capacitance from the graph.

(Unknown capacitance should be such that the critical frequency would be $f_0 \sim 10$ KHz.)

Nu	ll adjustment not required.	
(a)	Theory and circuit diagram.	4+4
(b)	Circuit implementation.	5
(c)	Measurement of phase difference between inpu	t
	and output. (for at least three frequencies.)	5
(d)	Data for frequency response.	9
(e)	Plotting of frequency response.	4
(f)	Determination of capacitance from graph.	4
(g)	Accuracy.	3
(h)	Discussion.	2

Group—B (Marks: 40)

(Attempt one expt.)

 (a) Verify the following Boolean Expression using logic basic gates:

(output may be taken using voltmeter / multimeter / LEDs)

$$(A+B)(\overline{A}+C) = AC + \overline{A}B$$

(i) Draw the logic circuits.

(b)

(ii)	Circuit implementation.	\$	6
(iii)	Truth table verification.		6
(iv)	Discussion.	8	2
	nstruct a half-adder circuit using only	NAND	gates
and	d verify their truth tables:	1	
(i)	Theory and Circuit.	.6	6
(ii)	Circuit implementation.		6
(iii)	Verification of truth table.	160	6
(iv)	Discussion.	12 (8)	2

 Construct a stable multivibrator (symmetrical) using transistor of frequencies 500Hz, 1KHz, 5KHz, 10KHz and 15KHz.

Draw the waveform at the collector and base of any one transistor. Compare the calculated and the experimental values of the frequencies:

6

(a)	Theory and circuit diagram.	3+3	
(b)	Calculation for the components.	5	
(c)	Circuit implementation.	5	
(d)	Experimental results.	10	
(e)	Drawing of the waveforms. (for one frequency.)	4+4	
(f)	Comparison of experimental and theoretical		
	values of the frequencies.	2	
(g)	Accuracy.	3	
(h)	Discussion.	1	
ger	nstruct an astable multivibrator using IC-55 nerate symmetrical square-wave of frequen DHz, 1KHz, 5KHz, 10KHz and 15KHz.		
Cor the	mpare the experimental values of frequency oretical values. Draw the output waveform at o of the above frequencies.		
(a)	Theory and circuit diagram.	3+3	
(b)	Calculation for the components.	5	
(c)	Circuit implementation.	5	
(d)	Experimental results.	10	
(e)	Comparison of frequencies with theoretical values.		
′ 0		3	
(f)	Drawing of output waveform. (for two frequencies		9
(g)		3	
(h)	Discussion.	2	

3.

(a) lise	NAND gates to construct OR and AM	ID gat	e :
		2	3+2
10			3+2
			-
			4+3
(out	put may be taken using voltmeter / m	ultime	ter /
LED)s.)		
(b) Des	ign a 1:4 demultiplexer using basic	gates	and
repi	resent its performance in a table and co	onclude	e the
		1	
(i) · '	Theory.		3
1.0		*	3
150 6			9
76.0	•	!	5
200			3
		NOSE 1121	-
(a) Cor	nstruct AND and OR gates using	diodes	and
res	istors and NOT gate using transistor	(h _{FE} o	i the
tra	nsistor will be supplied) and verify	their	truth
tab	oles :		
(i)	Truth tables and circuit diagram.	NC SC	6
(ii)	Circuit for NOT gate.		3
2007 2007	Circuit implementation.	25	2×3
	5 4 4	n of	a Ali
(-*)	Truth tables.		3×3
	and Supplement 199	46	
	(i) (ii) (iii) (out LED (b) Des repr rest (i) (ii) (iii) (iv) (v) (a) Cor res tra tab (i) (ii) (iii) (iii)	 (ii) Implementation of the circuits. (iii) Verification of truth table. (output may be taken using voltmeter / mileDs.) (b) Design a 1:4 demultiplexer using basic represent its performance in a table and corresults: (i) Theory. (ii) Logic circuit diagram. (iii) Circuit implementation. (iv) Data recording. (v) Conclusion. (a) Construct AND and OR gates using resistors and NOT gate using transistor transistor will be supplied) and verify tables: (i) Truth tables and circuit diagram. (ii) Circuit implementation. (iii) Circuit implementation. (iv) Experimental Results and Verification. 	 (ii) Implementation of the circuits. (iii) Verification of truth table. (output may be taken using voltmeter / multimer LEDs.) (b) Design a 1:4 demultiplexer using basic gates represent its performance in a table and conclude results: (i) Theory. (ii) Logic circuit diagram. (iii) Circuit implementation. (iv) Data recording. (v) Conclusion. (a) Construct AND and OR gates using diodes resistors and NOT gate using transistor (h_{FE} of transistor will be supplied) and verify their tables: (i) Truth tables and circuit diagram. (ii) Circuit implementation. (iii) Circuit implementation. (iv) Experimental Results and Verification of

(b) Use NAND gates (IC-7400) to construct two-i	input
(i) Circuit diagram.	3
(ii) Circuit implementation. 24	+3+2
(iii) Results and the corresponding truth tables	. 6
5. (a) Design a 4:1 multiplexor using basic gates represent its performance in a table and write conclusion about its performance:	and the
(i) Theory.	4
(ii) Logic circuit diagram.	4
(iii) Circuit implementation.	7
(iv) Data recording.	5
(v) Conclusion and remarks.	3
(b) Verify the following Boolean Expression using b IC gates:	asic
(A + B) (B + C) (C + A) = AB + BC + CA	
(output may be taken using voltmeter / multimet LEDs)	er/
(i) Draw logic circuits.	6
(ii) Implementation of the circuits.	6
(iii) Verification of the truth table.	5
4	U

7. (a) Construct a full-adder circuit using basic gates and

verify truth tables:

			411	m d Cinnuit	4	+4							
			(1)	Theory and Circuit.	1								
		-	(ii)	Circuit implementation.		8							
		(iii)	Verification of truth table.		8							
		(b)	Use	NAND gates to construct OR and	1 AND gate	:							
			(i)	Draw logic circuits.	3	+2							
		į	(ii)	Implementation of the circuits.	3	+2							
		(:	iii)	Verification of truth table.	3	+3							
		•	•		i								
	8.	(a)	A block of 20 bytes of data are stored at data-memory										
	-		location starting from X. Copy a block of data without disturbing the order to data location starting from Y.										
4													
	W.	(b)	Su	btract from any hexadecimal no. to	a 2nd num	ber							
		(~)	(given by the examiner) so that the first number (given										
			by the examiner) is in the memory location y and the										
	2nd number is in the memory location $y + 1$, wh												
			the	result of subtraction is to be stored	l in the mem	ory							
				ation y+2.									
		(4)		the examine	ers.)								
			(i)	Programming.	6	×2							
				LEST ID									

(ii) Storing, execution of the program and results

(result table should be drawn).

14×2

9.	(a)	Four bytes of data are specified at consecutive data						
		memory locations starting at location X. Write a						
		program which increments the values of all data bytes						
		by two (in the same memory locations).						

(i) Programming.

6

- (ii) Storing, execution of the programme and results (result-tables are to be shown with proper comments.)
- (b) Store two hexadecimal number (given by the examiner) at memory locations X and (X+1) (may be specified by the examiner) of 8085 microprocessor. Write a program to compute the sum of the above two numbers and store the result at location (X+2) (specified by the examiner); ignoring the possible overflow.

(value of X will be specified by the examiner.)

(i) Programming.

6

(ii) Storing, execution of the programme and results (result-table are shown with proper comments.)

14

- 10. Design the following flip-flops using NAND-gates only and verify their truth-table :
 - (a) Clocked-SR-flip-flop;
 - (b) JK-flip-flop.

(i) Theory.

3 + 3

(ii) Circuit diagram.

3+4

ion	200			4+6								
	mu	et he	verit									
			6									
וות זט, ווטמג	pu	10 M14	, wo	,,,,,								
ion		ē	į	5+12								
1011.				0.12								
1. Design asynchronous up-counter of following mods using												
IC-7476 (JK-MS-FF) :												
(i) Mod 7, (ii) Mod 5 and (iii) Mod 3												
and represent their operation in table.												
				4+4								
(i) Theory and circuit. (ii) Circuit implementation.												
(iii) Experimental data.												
Ø.			!	7×3 3								
5			28)	3								
			1									
UCTIONS												
		٠										
Book	:	10	į									
	:	10	i									
Gr. A	:	40	ĺ	8								
Gr. B	:	40	:	25								
Total	:	100										
	ation of into ion. -counter of d (iii) Moduration in taken. Outlines Cook Gr. A Gr. B	tuth-table mutation of inputation of inputation. -counter of fold (iii) Mod 3 ration in table fon. UCTIONS Cock : Gr. A : Gr. B :	tuth-table must be ation of inputs and ion. -counter of following d (iii) Mod 3 ration in table. on. Cuctions Cock : 10 : 10 Gr. A : 40 Gr. B : 40	tuth-table must be verification of inputs and as ion. -counter of following mode d (iii) Mod 3 ration in table. on. CUCTIONS COOK : 10 : 10 Gr. A : 40 Gr. B : 40								

- 1. Two experiments, taking one from Group-A and another from Group-B, are to be performed by each candidate.
- 2. Selection of experiment has to be done through lottery or drawing cards (separately for Group-A and Group-B).
- 3. In generally, two chances are to be given to each candidate to draw card, or to take part in the lottery by rotation.
- 4. Third and the last chance may be allowed by deducting 3 marks (for each group).
- 5. The circuit diagram and working formula, may be supplied to the candidate, who are unable to write or draw the same. In that case, marks for the corresponding items are to be deducted by the examiner on duty.
- 6. Examiners should be aware of the instrumental disturbances but in ni case, any kind of help in implementing the circuit is allowed. The candidate has to implement the circuit by their own, strictly.
- 7. Marks on the LNB will be given proportionately to the number of experiments performed properly and be presented with proper sign by the teachers of the college concerned. Full-marks (i.e. 10) will be given to the candidate who performed at least ten experiments in Group-A and ten experiments in Group-B.
 - (OP-AMP experiments, Digital experiments and multivibrator experiments can be considered as separate experiments.)
- 8. Time for Group-A = 3 hrs.

Group-B = 3 hrs.

(not strictly)

- 9. Try to set each experiment.
- 10. In case of any ambiguity relating to questions or evaluation, concerned Head Examiner may be contacted.