

## **Study of Speed Enhancement of a CMOS ring VCO**

***B. Chakraborty\* and R. R. Pal\*\****

\*\*Department of Physics and Technophysics  
Vidyasagar University, Midnapore 721 102 (W.B.) India  
e-mail : radha\_raman\_pal@yahoo.com

\*Chandrakona Jirat High School, Chandrakona,  
Paschim Medinipur – 721 201 (W.B.) India.

*Received May 23, 2007; accepted July 10, 2007*

### **ABSTRACT**

Positive feedback has been added to a fully differential CMOS amplifier. With the introduction of positive feedback, the delay time reduces and the speed of operation increases. An even or odd number of stages can be cross coupled or directly coupled to form a ring Voltage Controlled Oscillator or Current Controlled Oscillator (VCO/CCO). Pspice simulation shows an improvement (increase) of speed of around 167 %. Instead of using positive feedback if we use negative feedback then also the speed improves but it requires a higher value of feedback resistance, which is not favoured in integrated circuit fabrication. Here the typical supply voltage requirement is  $\pm 2$  volt. Using this amplifier some applications have also been discussed.


***Key words :*** *Complimentary Metal Oxide Semiconductor (CMOS), Voltage Controlled Oscillator (VCO), Current Controlled Oscillator (CCO), Ring Oscillator, Phase Locked Loop (PLL).*

### **1. Introduction**


Over the last few years there have been rapid increase in chip complexity which has created the need to implement complete analog-digital subsystems on the same integrated circuit using the same technology. For this reason, implementation of analog functions in CMOS technology has become increasingly important [1,2].

This paper presents a high speed low voltage CMOS fully differential amplifier. The circuit features a positive feedback scheme to improve the speed and to reduce the supply voltage requirement of this amplifier Figure 1. Since the circuit is fully differential, push-pull output is possible. To check the improvement in speed an even number of such amplifier stages has been cross coupled to form a ring oscillator Figure 2, whose frequency depends on the delay time of each such amplifier stage. This ring

oscillator also provides a quadrature output which is very much useful in various communication systems.




**Fig. 1. Circuit diagram of the fully differential CMOS amplifier with positive feedback.**



**Fig. 2. Block diagram of a 4-stage ring oscillator.**

In section 2 gives the operation for decreasing delay time has been discussed. The simulated results of the fully differential CMOS amplifier are discussed in section 3. Section 4 includes come application of this amplifier.





**Fig. 4. AC small signal equivalent circuit with positive feedback of Figure 3.**

From Figure 4 the gain of the amplifier is,  $A_v = \frac{\mu R_4}{R_4 + r'_1 + r'_2}$

Where  $r'_1$  and  $r'_2$  are the parallel combination of  $r_1, c_1$  and  $r_2, c_2$ ;  $R_3, R_4$  are the effective drain resistances of MOSFETs  $M_3$  and  $M_4$  respectively.  $g_{m1}$  and  $g_{m2}$  are the trans conductances of  $M_1$  and  $M_2$ ,  $r_1$  and  $r_2$  are the drain resistances of  $M_1$  and  $M_2$ ,  $c_1$  and  $c_2$  are the drain-source capacitances of  $M_1$  and  $M_2$  respectively.  $\mu$  is the amplification factor.

$$\therefore r'_1 = \frac{r_1}{1 + j\omega c_1 r_1} \text{ and } r'_2 = \frac{r_2}{1 + j\omega c_2 r_2}$$

$$\text{Now, } A_v = \frac{\mu R_4}{R_4 + \frac{r_1}{1 + j\omega c_1 r_1} + \frac{r_2}{1 + j\omega c_2 r_2}}$$

After calculation, the phase factor is

$$\tan \phi = \frac{\omega r_1^2 c_1 (1 + \omega^2 c_2^2 r_2^2) + \omega r_2^2 c_2 (1 + \omega^2 c_1^2 r_1^2)}{R_4 (1 + \omega^2 c_1^2 r_1^2) (1 + \omega^2 c_2^2 r_2^2) + r_1 (1 + \omega^2 c_2^2 r_2^2) + r_2 (1 + \omega^2 c_1^2 r_1^2)}$$

## 2.2 Calculation of phase factor with positive feedback

In presence of positive feedback resistances, the overall gain of the amplifier will be

$$A_f = \frac{A}{1 + \beta A}, \text{ where } \beta \text{ is the feedback ratio and 'A' is gain of the amplifier without}$$

positive feedback.

From Figure 4 we can write,

$$\beta = \frac{R_i}{R_1 + R_i}, \text{ where } R_i \text{ is the impedance of the next stage and } R_i > 0.$$

Similarly, using positive feedback the phase factor is given by,

$$\begin{aligned} \tan \phi' = & \frac{(R_1 + R_i)(1 + \omega^2 c_2^2 r_2^2) \omega c_1 r_1^2 + (R_1 + R_i)(1 + \omega^2 c_1^2 r_1^2) \omega c_2^2 r_2^2}{\left[ \mu R_4 (1 + \omega^2 c_1^2 r_1^2) (1 + \omega^2 c_2^2 r_2^2) + R_4 (1 + \omega^2 c_1^2 r_1^2) (1 + \omega^2 c_2^2 r_2^2) \right.} \\ & \left. + r_1 (1 + \omega^2 c_2^2 r_2^2) + r_2 (1 + \omega^2 c_1^2 r_1^2) \right] R_i +} \\ & \left[ R_4 (1 + \omega^2 c_1^2 r_1^2) (1 + \omega^2 c_2^2 r_2^2) + r_1 (1 + \omega^2 c_2^2 r_2^2) \right. \\ & \left. + r_2 (1 + \omega^2 c_1^2 r_1^2) \right] R_1 \end{aligned}$$

If  $R_i = \infty$  i.e. without positive feedback,

$$\begin{aligned} \tan \phi' = & \frac{(1 + \omega^2 c_2^2 r_2^2) (\omega c_1 r_1^2) + (1 + \omega^2 c_1^2 r_1^2) (\omega c_2 r_2^2)}{R_4 (1 + \omega^2 c_1^2 r_1^2) (1 + \omega^2 c_2^2 r_2^2) + r_1 (1 + \omega^2 c_2^2 r_2^2) + r_2 (1 + \omega^2 c_1^2 r_1^2)} \\ = & \tan \phi \end{aligned}$$


It is evident that  $\tan \phi' < \tan \phi$ , i.e. the phase factor without positive feedback is greater than that with positive feedback. Hence with positive feedback, the delay time reduces compared to that without positive feedback and the speed of operation increases.

The same treatment can be applied to the fully differential amplifier circuit of Figure 1 with positive feedback and we will get the similar result. That is with the application of positive feedback, delay produced by each inverter of Figure 2 will decrease and hence the speed of the inverter will increase.


### 3. Simulated Results

The simulated results of percentage speed improvement with positive feedback resistance for a particular bias current of  $25 \mu\text{A}$  is shown in Figure 5. This has been tested by connecting 4 number of such amplifier stages in series and the outputs of the last stage are cross coupled with the inputs of the first stage Figure 2. The frequency of oscillation depends on the number of the inverter stages, the load capacitances and the current level. This graph indicates that the percentage of frequency improvement is maximum for feedback resistance of  $33 \text{k}\Omega$ . For this case an improvement of speed of around 167 % is obtained. Since each amplifier provides push-pull output, the quadrature and multiphase

signals can be obtained from such ring oscillator. Simulated quadrature output waveforms (for feedback resistance of  $33\text{k}\Omega$ ) are shown in the Figure 6. These multiphase signals are very much useful in communication systems.




**Fig. 5. Percentage of speed improvement with positive feedback resistance.**




**Fig. 6. Simulated quadrature output waveforms of the 4 stage ring oscillator.**

Figure 7 shows the percentage of speed improvement with negative feedback resistance. For the same speed improvement, the required feedback resistance is nearly  $200\text{k}\Omega$ , which is less favourable for integrated circuit fabrication, compare to the fabrication of  $33\text{k}\Omega$  (used in positive feedback circuit).



**Fig. 7. Percentage of speed improvement with negative feedback resistance.**

The variation of frequency of oscillation of the above 4-stage ring oscillator Figure 2 with bias current for a particular feedback resistance of  $47\text{k}\Omega$  is shown in the Figure 8. Since the variation is linear over a wide range of current from  $25\mu\text{A}$  to  $50\mu\text{A}$ , the circuit can be very effectively used as a current controlled oscillator (CCO) and is suitable for Phase locked Loop (PLL) applications.



**Fig. 8. Frequency change with bias current for a positive feedback resistance of 47 k $\Omega$ .**

#### **4. Application of the proposed VCO using MOSFETS**

In wireless communication systems, e.g. portable voice, data and messaging systems, VCO is an essential part. Frequency synthesizers consisting of VCO, reference oscillator, programmable counters are an integral part of transceivers [4]. Modern communication circuits such as integrated radio paging receivers, QPSK modulators, harmonic generators etc. need quadrature / multiphase outputs. Synchronized / phase locked oscillators are widely used for suppression of noise and interference in an incoming signal [5-9]. Phase locked loops provide multiphase clock signals in digital circuits [10-14]. Multiphase outputs are also required in coherent PSK reception. These multiphase / quadrature outputs may be realized using ring oscillator VCOs as described in Figure 2.

##### **4.1 Multiphase / Quadrature signal generation**

The extremely accurate phase tracking capabilities of Charge-pump PLLs help us to generate multiphase non-overlapping clocks [15-19]. For this case, the VCO should



comprise of a multistage tapped delay line that is automatically calibrated to a precise delay per stage [20]. The generation of arbitrary multiphase clocks is possible with proper decoding of the signals from the delay line-taps. In many telecommunication applications (e.g. synchronous detectors) signals that are in quadrature are needed. Such quadrature outputs are generated using the 4 stage ring oscillator VCO as shown in Figure 2. The signals obtained from the outputs of stages X2 and X4 are in phase quadrature and are shown in Figure 6. Note that the frequency of oscillation obtained without positive feedback is only 90 KHz at 25  $\mu$ A, but with positive feedback (using 33 k $\Omega$  resistance) it increases to 240 KHz at the same current.

## 5. Conclusion

High frequency fully differential CMOS amplifier with positive feedback has been simulated using PSPICE. An even number of such stages has been cross connected to form a ring oscillator. Simulated results showed, due to the application of positive feedback, a maximum of 167 % increase in speed with feedback resistance of 33 k $\Omega$ . But in case of negative feedback to gate same speed improvement, the require feedback resistance will be nearly 200 k $\Omega$ . Since this feedback resistance is very large, so it is difficult to fabricate in integrated circuits. Hence we have used positive feedback scheme. This improved amplifier can operate with a supply voltage of  $\pm 2.0$  Volts. Current tuning characteristics of the ring oscillator is linear over a wide range of current, suitable for PLL applications. The presented circuit is highly suitable for VLSI integration, where the operating speed can be much higher, depending upon device dimension.

## Acknowledgement

The authors acknowledge Prof. N.B. Chakraborty, Microelectronics Centre IIT, Kharagpur for many useful suggestions and advice.

## REFERENCES

1. A. H. Reyes, E. Sanchez-Sinencio, and F. Duque-Carrillo, *Analog Implementation of an Active Noise Controller System for Portable Audio Applications*, IEEE Transactions on circuits and system-II : Analog and Digital signal processing, 48,. (2001),400-404.
2. P.R.Gray, and Robert G. Meyer, *MOS operational amplifier design-A tutorial overview*, IEEE J. Solid State Circuit. 17(1982), 969-982.
3. S. Sahu, S. Chandra, B. Chakraborty and R.R. Pal, *A high frequency low voltage Current/Voltage Controlled Oscillator using modified Emitter Coupled Logic (ECL) inverters*, AMSE Journal Modeling, Measurement and Control A, 61( 2006),1-20.

4. B. Razavi, *Challenges in the design of frequency synthesizers for wireless applications*, in Proc. 1997 IEEE Custom Integrated Circuit Conference (CICC), Santa Clara, CA, (1997), 395-402.
5. Z. M. Hussain, B. Boashash, *The time-delay digital tanlock loop: performance analysis in additive Gaussian noise*, Journal of the Franklin Institute, 339 (2002), 43-60.
6. M. Badson, *Performance of an adaptive algorithm for sinusoidal disturbance rejection in high noise*, Automatica, 37 (2001), 1133-1140.
7. C. H. J. Cornish, K. McClellan, J. Choma, *Design of low filter PLL for clock generator with supply noise insensitive VCO*, IEEE International symposium on circuits systems, 1(1998), 233-236.
8. R. McDonough, A. Whalen, *Detection of signals in noise*, Academic Press, San Diego, CA, (1995).
9. A. Hajimiri, *Noise in Phase locked loops*, Southwest Symposium on mixed signal Design, (2001), 1-6.
10. L. Sun and T. A. Kwasniewski, *A 1.25-GHz 0.35- $\mu$ m monolithic CMOS PLL based on a multiphase ring oscillator*, IEEE J. Solid-State Circuits, 36 (2001), 1910-916.
11. Y.A. Eken, J.P. Uyemura, *A 5.9 GHz Voltage controlled ring oscillator in 0.18  $\mu$ m CMOS*, IEEE J. Solid State Circuits, 39 (2004), 230-233.
12. C.H.Heng B.S Song, *A 1.8-GHz CMOS fractional-N frequency synthesizer with randomized multiphase VCO*, IEEE Journal of Solid-State Circuits, 38(2003), 848-854.
13. J. Savoj, B Razavi, *A 10 Gb/s CMOS clock and data recovery circuit with a half rate binary phase/frequency detector*, IEEE J. Solid State Circuits, 38(2003), 13-21.
14. M. H. Kazemeini, M. J. Deen and S. Naseh, *Phase Noise in back-gate biasing low-voltage VCOs*, Proceedings of International Symposium on Computer Architecture (ISCA). San Diego, California, USA( 2003).
15. R.L. Aguiar, D.M. Santos, *Modelling Charge-pump delay locked loops*, ICECS'99, 6<sup>th</sup> IEEE International Conference on Electronics, Circuits and Systems, Paphos, Cyprus, September (1999).
16. Y. Woo, Y.M. Jang, M.Y. Sung, *Phase locked loop with dual phase frequency detectors for high frequency operation and fast acquisition*, Microelectronics Journal, 33(2002), 245-252.
17. E.J. Hernandez and A.D. Sanchez, *A novel CMOS charge pump circuit with positive feedback for PLL applications*, Instituto Tecnologico de Chihuahua, ELECTRO 2001. ( 2001), 283-286.
18. F.M. Gardner, *Charge pump phase locked loop*, IEEE Tran. Commn, 28(1980), 1849-1858.
19. R. Ahola, J. Vikla, S. Lindfors, J. Routama, K. Halomen, *A 2 GHz Phase-Locked Loop Frequency Synthesizer with On-Chip VCO*, Analog Integrated Circuits and Signal Processing, 18 (1999), 43-54.
20. S. J. Lee, B. Kim, and K. Lee, *A novel high-speed ring oscillator for multiphase clock generation using negative skewed delay scheme*, IEEE J. Solid-State Circuits, 32 (1997), 289-291.