NEW

Part-III 3-Tier

2019

PHYSICS

(Honours)

PAPER--VII

(PRACTICAL)

Full Marks: 100

Time: 6 Hours

The figures in the right-hand margin indicate full marks.

Candidates are required to give their answers in their own words as far as practicable.

Perform one expt. from Group—A and one expt. from Group-B.

Group A (Marks: 40)

1. Design and construct a series regulated power supply using a pass transistor (power transistor) and a different amplifier (a second transistor and a zener diode) to supply a maximum load current (< 500 mA) at a specified voltage (voltage and current to be specified by the examiner).</p>

Take the data to draw the load regulation characteristics. Find the ripple factor at two different load currents and no load condition at regulated region. (Here only capacitive filter can be used.)

To be supplied: h_{FE} of the power transistor, h_{FE} of the 2nd transistor, P₂ (wattage) and Vz (zener voltage of the zener diode). Necessary calculations have to be done. (a). Working formula. 3 (b) Ckt diagram. 4 (c) Calculations for the components. 6 (d) Implementation of the circuit. (by the examiner) 6 (e) Data for load regulation characteristics. (at least eight different currents) 8 (f) Drawing of load regulation characteristics. 5 (g) Data for ripple factor. 3 (h) Calculation of ripple factor. 3 Discussions on load regulation characteristics (i)

2. Use the given OP-AMP as

- (i) an inverting amplifier for gain 10 and
- (ii) a non-inverting amplifier for gain 11.

and ripple characteristics.

In each case, study the variation of output voltage for different input voltages in the range -1V to +1V (Null adjustment required).

2

Take at least ten variations (reading) including -ve voltage in each case and plot the results.	+ve and
Prepare the potential divider circuit to obta	ain the
required input voltages.	
700000 Total Co.	3
(a) Working formula.	X1000
(b) Circuit diagram for inverting and non-in	
amplifier.	$2\frac{1}{2} + 2\frac{1}{2}$
(c) Circuit implementation.	4+4
(d) Preparation of potential divider circuit.	4
(e) Experimental data for V _{in} vs. V _o .	5+5
(f) Piotting the graphs.	3+3
(g) Calculate the experimental gain from graph	
for each cases.	2
(h) Discussion.	2
Design a CE-amplifier with a given transistor	
h _{FE} , h _{ie} and (I _c) _{max} by the examiner) and study i	
characteristics (V _{in} vs. V ₀) for a fixed frequen	
1 KHz) and study the frequency response (C	
frequency) for a fixed input voltage (may be specif	fied) and
hence find the band-width of the amplifier.	
Calculations for the components are to be done	e.
(a) Theory and Circuit.	3+3
(b) Calculation for the components.	5
av 7	

(c) Implementation of the circuit.

3.

(d)	Data for linearity characteristics curve.	5
(e)	Drawing of linearity characteristics curve.	4
(f)	Data of the frequency response curve.	7
(g)	Drawing of frequency response curve.	5
(h)	Calculate the band-width for the amplifier.	2
(i)	Calculate the mid frequency range of the	
	amplifier.	1
	udy the effect of negative feedback on frequency response a RC-coupled amplifier (double stage: CE-CC);	nse
	plement a RC-coupled double-stage CE-CC amplifie	on
a t	pread-board using the specified (given) components	and
	idy the frequency response of the amplifier at	the
	st-stage without and with negative feedback.	
	out voltage may be specified by the examiner.	
	Working theory.	4
	Circuit diagram.	4
(c)	Implementation of the circuit.	6
(d)	Boo at afficient no	ies
	(Tabulate the voltage values).	4
(e)	Data for frequency response without feedback.	6
(f)	Data for frequency response with feedback.	6
(g)	Drawing of frequency response curve for both with a	nd
	without feedback (use semi-log graph paper).	+4
(h)	Calculate the bandwidth for the both cases.	2
1000	the both cases.	~

	1	
5.		
	and (iii) input-bias currents of the given OP-A 100 and 220.	imp at gain
85	Also perform the experiment for off-set null-s	adjustment.
	(a) Theory and circuit diagram.	4+4
	(b) Circuit implementation.	6
	(c) Experimental results.	10
	(d) Compare the results for two gain.	4
	(e) Null-adjustment.	6
80	(f) Accuracy.	3
	(g) Discussion in results.	3
6.	Design and construct phase shift oscillator	(amplitude
	limiter not required) for five different	
	500 Hz - 10 KHz (to be specified by the examine	
	the theoretical and experimental values of the	
	Measure the phase-shift due to RC network	
	(a) Theory and Circuit.	4+3
	(b) Calculation for the components.	5
	(c) Implementation of the circuit.	7
	(d) Experimental results.	10
	(e) Table for theoretical and experimental v	alues
	of the frequencies.	3
	(f) Measurement of phase shift in each cas	e at
	only one frequency.	6
	(g) Discussion.	2
	0	

7. Design and construct Wien-bridge oscillator on a breadboard using OP-AMP for five different frequencies (to be specified by the examiners) in the range 500Hz - 10KHz. (amplitude limitation ckt. not required). Compare the theoretical and experimental values of the frequencies. Measure the phase-shift for different frequencies at lead-lag network (by direct display on CRO screen).

l+3 5
5
•
7
10
3
5
3

8. Adder and Subtracter:

Use the given OP-AMP as (i) an adder (3 input) and (ii) a subtracter (2 input) for gain 2 (for both cases).

Pre	pare the required sources for each cases.	
	te at least five readings for each cases. ustment should be done,	Null
(a)	Theory and circuit diagram.	4+4
(b)	Preparation of source for input.	5
(c)	Circuit implementation.	3+3
		69

(d)	Null adjustment.	3
(e)	Experimental results.	5+5
(f)	Comparison table for theoretical and	
	experimental data.	3
(g)	Accuracy.	2+2
(h)	Discussion.	1
Int	egrator:	N N
Us	e the given OP-AMP as an integrator (using si	ne-wave
3020	d hence determine the value of the capacita	nce from
fre	quency response curve.	
	sknown capacitance should be such that the $f_0 \sim 160$ Hz.)	re would
(a)	Theory and circuit diagram.	4+4
(b)	Circuit Implementation.	5
(c)	Measurement of the phase shift.	
3	(between input and output, for only	
1	three frequencies)	5
(d)	Data for frequency response curve.	9
(e)	Plotting of frequency response curve.	4
(f)	Determination of capacitance.	4
(g)	Accuracy.	3
(h)	Discussion. [Null adjustment not required]	2

10. Differentiator:

Use the given OP-AMP as a differentiator and study the frequency response of the differentiator (using sine-wave) and hence determine the value of capacitance from the graph.

(Unknown capacitance should be such that the critical frequency would be $f_0 \sim 10$ KHz.)

Null adjustment not required.

(a)	Theory and circuit diagram.	+4
(b)	Circuit implementation.	5
(c)	Measurement of phase difference between input	
	and output. (for at least three frequencies.)	5
(d)	Data for frequency response.	9
(e)	Plotting of frequency response.	4
(f)	Determination of capacitance from graph.	4
(g)	Accuracy.	3
(h)	Discussion.	2
	and the second s	

Group-B (Marks: 40)

(Attempt one expt.)

1. (a) Verify the following Boolean Expression using logic basic gates :

(output may be taken using voltmeter / multimeter / LEDs)

$(A+B)(\overline{A}+C) = AC + \overline{A}B$

(i)	Draw the logic circuits.	6
(ii)	Circuit implementation.	6
(iii)	Truth table verification.	6
(iv)	Discussion.	2
Co	nstruct a half-adder circuit using only NAND g	ates
	d verify their truth tables:	
(i)	Theory and Circuit.	6
(ii)	Circuit implementation.	6
(iii)	Verification of truth table.	6
(iv)	Discussion.	2

2. Construct a stable multivibrator (symmetrical) using transistor of frequencies 500Hz, 1KHz, 5KHz, 10KHz and 15KHz.

Draw the waveform at the collector and base of any one transistor. Compare the calculated and the experimental values of the frequencies:

6

(b)

80	No. Market	
(8	a) Theory and circuit diagram.	3+3
(t	calculation for the components.	5
(c	c) Circuit implementation.	5
(c	l) Experimental results.	10
(e	e) Drawing of the waveforms. (for one frequency.)	4+4
(f)		
	values of the frequencies.	2
(g) Accuracy.	3
(h) Discussion.	1
2 0.		
3. (c	onstruct an astable multivibrator using IC-55	5 to
50	nerate symmetrical square-wave of frequent 00Hz, 1KHz, 5KHz, 10KHz and 15KHz.	cies
		15
the	ompare the experimental values of frequency eoretical values. Draw the output waveform at	with
tw	o of the above frequencies.	any
	Theory and circuit dia-	3+3
	Calculation for the components.	5
	Circuit implementation.	5
(d)	Experimental results.	10
(e)	Comparison of frequencies with theoretical	10
	values.	3
(f)	Drawing of output waveform. (for two frequencies)	
(g)	Accuracy.	
(h)	Discussion.	3
• vana(€)		2

	98	
4.	(a) Use NAND gates to construct OR and AND gate	e :
	(i) Draw logic circuits.	3+2
	(ii) Implementation of the circuits.	3+2
	(iii) Verification of truth table.	4+3
	(output may be taken using voltmeter / multime	
	(b) Design a 1:4 demultiplexer using basic gates	and
	represent its performance in a table and conclud	le the
	results:	_
	(i) Theory.	3
	(ii) Logic circuit diagram.	3.
	(iii) Circuit implementation.	9
	(iv) Data recording.	6
	(v) Conclusion and remarks.	2
5.	(a) Construct AND and OR gates using diodes	and
	resistors and NOT gate using transistor (h _{FE}	tmith
	transistor will be supplied) and verify their tables:	dan
	(i) Truth tables and circuit diagram.	6
	(ii) Circuit for NOT gate.	3
	(iii) Circuit implementation.	2×3
	(iv) Experimental Results and Verification of	1050
	Truth tables.	3×3

(b) Use NAND gates (IC-7400) to construct two-i	input
(i) Circuit diagram.	3
(ii) Circuit implementation. 24	+3+2
(iii) Results and the corresponding truth tables	. 6
6. (a) Design a 4:1 multiplexor using basic gates represent its performance in a table and write conclusion about its performance:	
(i) Theory.	4
(ii) Logic circuit diagram.	4
(iii) Circuit implementation.	7
(iv) Data recording.	6
(v) Conclusion and remarks.	2
(b) Verify the following Boolean Expression using b IC gates:	asic
(A + B) (B + C) (C + A) = AB + BC + CA	
(output may be taken using voltmeter / multimet	er/
(i) Draw logic circuits.	6
(ii) Implementation of the circuits.	6
(iii) Verification of the truth table.	5

7. (a) Construct a full-adder circuit using basic gates verify truth tables :	and
(i) Theory and Circuit.	4+4
(ii) Circuit implementation.	8
(iii) Verification of truth table.	8
(b) Use NAND gates to construct OR and AND gat	e:
(i) Draw logic circuits.	3+2
(ii) Implementation of the circuits.	3+2
(iii) Verification of truth table.	3+3
8. Design the following flip-flops using NAND-gates only verify their truth-table:	and
(a) Clocked-SR-flip-flop;	*5
(b) JK-flip-flop.	14
(i) Theory.	3+3
(ii) Circuit diagram.	3+4
(iii) Circuit implementation.	4+6
(For JK flip-flop, truth-table must be verified all possible combination of inputs and as well outputs.)	
(iv) Truth table verification. 5	+12
C/19/BSc/Part-3/PHSH/7 (Prac) (Turn C)ver)

9.	Design asynchronous	up-counter of following mods using
	IC-7476 (JK-MS-FF) :	3

(i) Mod 7, (ii) Mod 5 and (iii) Mod 3

and represent their operation in table.

(i)	Theory and circuit.	4+4
(ii)	Circuit implementation.	8
iii)	Experimental data.	7×3

INSTRUCTIONS

Distribution of marks:

Discussion.

(iv)

Laboratory Note Book			10		
Viva	99	:	10		
Experiments	Gr. A	٠	40	\	
	Gr. B	:	40		
	Total	155	100	- 0	

- 1. Two experiments, taking one from Group-A and another from Group-B, are to be performed by each candidate.
- 2. Selection of experiment has to be done through lottery or drawing cards (separately for Group-A and Group-B).

3

- In generally, two chances are to be given to each candidate to draw card, or to take part in the lottery by rotation.
- 4. Third and the last chance may be allowed by deducting 3 marks (for each group).
- 5. The circuit diagram and working formula, may be supplied to the candidate, who are unable to write or draw the same. In that case, marks for the corresponding items are to be deducted by the examiner on duty.
- 6. Examiners should be aware of the instrumental disturbances but in no case, any kind of help in implementing the circuit is allowed. The candidate has to implement the circuit by their own, strictly.
- 7. Marks on the LNB will be given proportionately to the number of experiments performed properly and be presented with proper sign by the teachers of the college concerned. Full-marks (i.e. 10) will be given to the candidate who performed at least ten experiments in Group-A and nine experiments in Group-B.
 - (OP-AMP experiments, Digital experiments and multivibrator experiments can be considered as separate experiments.)

8. Time for Group-A = 3 hrs.

Group-B = 3 hrs.

(not strictly)

- 9. Try to set each experiment.
- In case of any ambiguity relating to questions or evaluation, concerned Head Examiner may be contacted.