2011

MCA

1st Semester Examination BASIC ELECTRONICS & DIGITAL LOGIC

PAPER-MCA-103

Full Marks: 100

Time: 3 Hours

The figures in the margin indicate full marks.

Candidates are required to give their answers in their own words as far as practicable.

Illustrate the answers wherever necessary.

Answer any seven questions.

- 1. (a) Distinguish between a metal an insulator and a semiconductor inlight of band theory. 3
 - (b) Draw the circuit diagram of bridge rectifier using diodes and briefly explain its operation.
 - (c) What are the advantages of bridge rectifier over full wave rectifier. 2
 - (d) What is ripple factor.

2. (a) Establish the relation $I_c = \beta I_B + (1+\beta)I_{CBO}$.

2


	(b)	For a transistor α = 0.998 and voltage drop across $6k\Omega$ which is connected in the collector circuit is 6 volt. Find the base current for common emitter connection.
	(c)	Draw the circuit diagram showing the fixed bias of an n-p-n transistor in CE configuration. Derive expressions for its stability factors.
3.	(a)	Draw a neat diagram, properly labelled for obtaining the static characteristics curve of a n channel JFET.
	(b)	What are the advantages of FET over BJT. 3
	(c)	Define "Pinch off voltage" of a JFET. Sketch the depletion region before and after pinch off. (1+1)
	(d)	Draw the circuit diagram of MOSFET inverter and explain it.
4.	(a)	Write down the characteristics of an ideal OPAMP.
	(b)	Derive the expression for the OPAMP used as a differentiator and draw the circuit diagram. 3+2
	(c)	What are the advantages of negative feedback over positive feedback.

5. (a) Convert the Gray code 101101 into binary code, BCD

code and excess 3 code.

3

- (b) Represent the following numbers in two's complement form +7 and -7.
- (c) Design a Gray to Binary code converter. 5
- **6.** (a) Reduce the expression $A\overline{B}C + B + B\overline{D} + AB\overline{D} + A\overline{C}$.
 - (b) What do you mean by cascading of parallel adders?
 Why is it required?
 - (c) With the help of a logic diagram explain a parallel adder / subtrctor using 2'S complement system. 5
- 7. (a) Implement the function $F(D, C, B, A) = \overline{CBA} + D\overline{CA} + D\overline{A}$ using one 8 : 1 Mux and other assorted gates. 6
 - (b) Design full subtractor using 3×8 decoder. 4
- 8. (a) What is race-around condition?
 - (b) The wave forms shown in figure are applied to the negtive edge triggered JK flip-flop. Draw the output wave forms.



(c) Convert D filip flop to JK flip flop.

3

9.	(a)	up-down counter using J-K flip-flops. 4-	
	(b)	What is the other name of asynchronous counter	s '
		Why is that name?	2
	(c)	What is the modulus of a counter?	2
10.	(a)	Design and explain 2 bit magnitude comparator.	4
	(b)	What is the difference between EPROM and EARO	M
			3

[Internal Assessment - 30]

(c) Write notes on Decimal to BCD encoder.